













TPS54010

SLVS509C -MAY 2004-REVISED JUNE 2019

TPS54010 3-V to 4-V Input, 14-A Synchronous Step-Down Converter

Features

- Separate Low-Voltage Power Bus
- 8-mΩ MOSFET Switches for High Efficiency at 14-A Continuous Output
- Adjustable Output Voltage Down to 0.9 V
- Externally Compensated With 1% Internal Reference Accuracy
- Fast Transient Response
- Wide PWM Frequency: Adjustable 280 kHz to 700 kHz
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and Total Cost

2 Applications

- Low-Voltage, High-Density Systems With Power Distributed at 2.5 V, 3.3 V Available
- Point of Load Regulation for High-Performance DSPs, FPGAs, ASICs, and Microprocessors
- Broadband, Networking, and Optical Communications Infrastructure

3 Description

The TPS54010 low-input voltage, high-output current synchronous buck PWM converter in a dc/dc regulator integrating all required active components. Included on the substrate with the listed features are a true, high-performance, voltage error amplifier that enables maximum performance under transient conditions and flexibility in choosing the output filter L and C components; an undervoltage-lockout circuit to prevent start-up until the VIN input voltage reaches 3 V; an internally and externally set slowstart circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.


The TPS54010 is available in a thermally enhanced 28-pin TSSOP (PWP) PowerPAD™ package, which eliminates bulky heat sinks.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS54010	HTSSOP (28)	9.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application and Efficiency Curve








Table of Contents

1	Features 1		7.3 Feature Description	
2	Applications 1	8	Application and Implementation	14
3	Description 1		8.1 Application Information	
4	Revision History2		8.2 Typical Application	14
5	Pin Configuration and Functions	9	Layout	20
6	Specifications4		9.1 PCB Layout	20
Ŭ	6.1 Absolute Maximum Ratings		9.2 Layout Example	28
	6.2 ESD Ratings	10	Device and Documentation Support	29
	6.3 Recommended Operating Conditions		10.1 Device Support	29
	6.4 Dissipation Ratings		10.2 Receiving Notification of Documentation Upo	dates 29
	6.5 Electrical Characteristics		10.3 Community Resources	29
	6.6 Typical Characteristics		10.4 Trademarks	29
7	Detailed Description9		10.5 Electrostatic Discharge Caution	
	7.1 Overview		10.6 Glossary	29
	7.2 Functional Block Diagram	11	Mechanical, Packaging, and Orderable Information	29

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision B (June 2005) to Revision C			
•	Editorial changes only, no technical revisions;			
•	remove Ordering Information table: information in POA			



5 Pin Configuration and Functions





Pin Functions

PIN		
NAME	NO.	DESCRIPTION
AGND	1	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, and RT resistor. If using the PowerPAD, connect it to AGND. See the <i>Application Information</i> section for details.
воот	5	Bootstrap output. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
COMP	3	Error amplifier output. Connect frequency compensation network from COMP to VSENSE
PGND	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with larg copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. A single point connection to AGND is recommended.	
PH	6-14	Phase output. Junction of the internal high-side and low-side power MOSFETs, and output inductor.
PVIN	20, 21, 22, 23	Input supply for the power MOSFET switches and internal bias regulator. Bypass the PVIN pins to the PGND pins close to device package with a high-quality, low-ESR 10-µF ceramic capacitor.
PWRGD	4	Power-good open-drain output. High when VSENSE > 90% V_{ref} , otherwise PWRGD is low. Note that output is low when SS/ENA is low or the internal shutdown signal is active.
RT	28	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f _s .
SS/ENA	26	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
SYNC	27	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.
VBIAS	25	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high-quality, low-ESR 0.1-µF to 1.0-µF ceramic capacitor.
VIN	24	Input supply for the internal control circuits. Bypass the VIN pin to the PGND pins close to device package with a high-quality, low-ESR 1-µF ceramic capacitor.
VSENSE	2	Error amplifier inverting input. Connect to output voltage compensation network/output divider.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MINIMUM to MAXIMUM	UNIT
		SS/ENA, SYNC	-0.3 to 7	
VI		RT	-0.3 to 6	
	Input voltage range	VSENSE	-0.3 to 4	V
		PVIN, VIN	-0.3 to 4.5	
		воот	-0.3 to 10	
V	Output valtage renge	VBIAS, COMP, PWRGD	-0.3 to 7	V
Vo	Output voltage range	PH	-0.6 to 6	V
	0	PH	Internally limited	
Vo	Source current	COMP, VBIAS	6	mA
		PH	25	А
Is	Sink current	COMP	6	mA
		SS/ENA, PWRGD	10	
	Voltage differential	AGND to PGND	±0.3	V
TJ	Operating junction temperature range		-40 to 125	°C
T _{stg}	Storage temperature range		-65 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	1500	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT
V_{I}	Input voltage, VIN	3	4	V
	Power Input voltage, PVIN	2.2	4	V
TJ	Operating junction temperature	-40	125	°C

6.4 Dissipation Ratings⁽¹⁾ (2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	T _A = 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
28-Pin PWP with solder	28-Pin PWP with solder 14.4°C/W		3.81 W	2.77 W
28-Pin PWP without solder	27.9°C/W	3.58 W	1.97 W	1.43 W

- (1) For more information on the PWP package, refer to TI technical brief, literature number SLMA002.
- 2) Test board conditions:
 - (a) 3 inch x 3 inch, 4 layers, thickness: 0.062 inch
 - (b) 1.5-oz. copper traces located on the top of the PCB
 - (c) 1.5-oz. copper ground plane on the bottom of the PCB
 - (d) 0.5-oz. copper ground planes on the 2 internal layers
 - (e) 12 thermal vias (see Recommended Land Pattern in applications section of this data sheet)

(3) Maximum power dissipation may be limited by over current protection.



6.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 3$ V to 4 V, $P_{VIN} = 2.2$ V to 4 V (unless otherwise noted)

	PARAME	TER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPF	PLY VOLTAGE, VIN						
VI	Input voltage, VIN			3		4	V
	Supply voltage range	, PVIN	Output = 1.8 V	2.2		4	V
			f_s = 350 kHz, RT open, PH pin open, PVIN = 2.5 V, SYNC = 0 V		6.3	10	mA
		VIN	$\rm f_{\rm s} = 550~kHz,~RT$ open, PH pin open, SYNC $\geq 2.5~\rm V,$ PVIN = 2.5 V		8.3	13	mA
	0		SHUTDOWN, SS/ENA = 0 V, PVIN = 2.5 V		1	1.4	mA
IQ	Quiescent current		$\rm f_{\rm S} = 350~kHz,~RT$ open, PH pin open, PVIN = 3.3 V, SYNC = 0 V		6	8	mA
		PVIN	$\rm f_{\rm S} = 550~kHz,~RT$ open, PH pin open, SYNC $\geq 2.5~\rm V,$ PVIN = 2.5 V, VIN = 3.3 V		6	9	mA
			SHUTDOWN, SS/ENA = 0 V, VIN = 3.3 V		<140		μΑ
UND	ERVOLTAGE LOCKOUT	(VIN)					
	Start threshold voltag	e, UVLO			2.95	3	V
	Stop threshold voltage	e, UVLO		2.7	2.8		V
	Hysteresis voltage, U	VLO			0.11		V
	Rising and falling edg	je deglitch, UVLO ⁽¹⁾			2.5		μs
BIAS	VOLTAGE					•	
	Output voltage, VBIA	S	$I_{\text{(VBIAS)}} = 0$	2.7	2.8	2.9	V
	Output current, VBIAS	S ⁽²⁾				100	μΑ
CUM	ULATIVE REFERENCE						
V_{ref}	Accuracy			0.882	0.891	0.900	V
REGI	JLATION						
	Line regulation (1)(3)		$I_L = 7 \text{ A}, f_S = 350 \text{ kHz}, T_J = 85^{\circ}\text{C}$		0.05		%/V
	Load regulation (1)(3)		$I_L = 0$ A to 14 A, $f_S = 350$ kHz, $T_J = 85^{\circ}$ C PVIN = 2.5 V, VIN = 3.3 V		0.013		%/A
osci	LLATOR						
			RT open ⁽¹⁾ , SYNC ≤ 0.8 V	280	350	420	1.11=
	Internally set—free ru	inning frequency	RT open ⁽¹⁾ , SYNC ≥ 2.5 V	440	550	660	kHz
			RT = 180 k Ω (1% resistor to AGND) ⁽¹⁾	252	280	308	
	Externally set—free re	unning frequency range	RT = 100 kΩ (1% resistor to AGND)	460	500	540	kHz
			RT = $68 \text{ k}\Omega \text{ (1\% resistor to AGND)}^{(1)}$	663	700	762	
	High-level threshold v	oltage, SYNC		2.5			V
	Low-level threshold v	oltage, SYNC				0.8	V
	Pulse duration, SYNC	C ⁽¹⁾		50			ns
	Frequency range, SY	NC		300		700	kHz
	Ramp valley ⁽¹⁾				0.75		V
	Ramp amplitude (pea	ık-to-peak) (1)			1		V
	Minimum controllable					200	ns
	Maximum duty cycle	1)		90%			

Specified by design Static resistive loads only

Specified by the circuit used in Figure 11



Electrical Characteristics (continued)

 $T_J = -40$ °C to 125 °C, $V_{IN} = 3$ V to 4 V, $P_{VIN} = 2.2$ V to 4 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER		·			
	Error amplifier open-loop voltage gain	1 kΩ COMP to AGND ⁽¹⁾	90	110		dB
	Error amplifier unity gain bandwidth	Parallel 10 kΩ, 160 pF COMP to AGND ⁽¹⁾	3	5		MHz
	Error amplifier common mode input voltage range	Powered by internal LDO ⁽¹⁾	0		VBIAS	٧
	Input bias current, VSENSE	VSENSE = V _{ref}		60	250	nA
	Output voltage slew rate (symmetric), COMP		1	1.4		V/µs
PWM C	OMPARATOR		·			
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding deadtime)	10-mV overdrive ⁽¹⁾		70	85	ns
SLOW-	START/ENABLE		·			
	Enable threshold voltage, SS/ENA		0.82	1.2	1.4	V
	Enable hysteresis voltage, SS/ENA ⁽¹⁾			0.03		V
	Falling edge deglitch, SS/ENA (1)			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	2	5	8	μΑ
	Discharge current, SS/ENA	SS/ENA = 0.2 V, VIN = 2.7 V, PVIN = 2.5 V	1.3	2.3	4	mA
POWER	GOOD					
	Power-good threshold voltage	VSENSE falling		93		%V _{ref}
	Power-good hysteresis voltage ⁽¹⁾			3		$%V_{ref}$
	Power-good falling edge deglitch ⁽¹⁾			35		μs
	Output saturation voltage, PWRGD	I _(sink) = 2.5 mA		0.18	0.3	V
	Leakage current, PWRGD	VIN = 3.3 V, PVIN = 2.5 V			1	μΑ
CURRE	NT LIMIT	•	•		•	
	Current limit	VIN = 3.3 V, PVIN = 2.5 V ⁽¹⁾ , Output shorted	14.5	21		Α
	Current limit leading edge blanking time (1)			100		ns
	Current limit total response time ⁽¹⁾			200		ns
THERM	AL SHUTDOWN					
	Thermal shutdown trip point ⁽¹⁾		135	165		°C
	Thermal shutdown hysteresis ⁽¹⁾			10		°C
OUTPU	T POWER MOSFETS					
	Power MOSFET switches	VIN = 3 V, PVIN = 2.5 V		8	21	mΩ
r _{DS(on)}	FOWER IVIOSET SWITCHES	VIN = 3.6 V, PVIN = 2.5 V		8	18	11112



6.6 Typical Characteristics




Figure 1. Drain-Source On-State Resistance vs Junction Temperature




Figure 2. Drain-Source On-State Resistance vs Junction Temperature




Figure 3. Internally Set Oscillator Frequency vs Junction Temperature




Figure 4. Externally Set Oscillator Frequency vs Junction Temperature




Figure 5. Voltage Reference vs Junction Temperature




Figure 6. Device Power Dissipation vs Output Current



Typical Characteristics (continued)




Figure 9. Internal Slow-Start Time vs Junction Temperature

Submit Documentation Feedback

Copyright © 2004–2019, Texas Instruments Incorporated




7 Detailed Description

7.1 Overview

The TPS54010 low-input voltage, high-output current synchronous buck PWM converter in a dc/dc regulator integrating all required active components. Included on the substrate with the listed features are a true, high-performance, voltage error amplifier that enables maximum performance under transient conditions and flexibility in choosing the output filter L and C components; an undervoltage-lockout circuit to prevent start-up until the VIN input voltage reaches 3 V; an internally and externally set slowstart circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating With Separate Pvin

The TPS54010 is designed to operate with the power stage (high-side and low-side MOSFETs) and the PVIN input connected to a separate power source from VIN. The primary intended application has VIN connected to a 3.3-V bus and PVIN connected to a 2.5-V bus. The TPS54010 cannot be damaged by any sequencing of these voltages. However, the UVLO (see Undervoltage Lockout (UVLO)) is referenced to the VIN input. Some conditions may cause undesirable operation.



Feature Description (continued)

If PVIN is absent when the VIN input is high, the slow-start is released, and the PWM circuit goes to maximum duty factor. When the PVIN input ramps up, the output of the TPS54010 follows the PVIN input until enough voltage is present to regulate to the proper output value.

NOTE

If the PVIN input is controlled via a fast bus switch, it results in a hard-start condition and may damage the load (that is, whatever is connected to the regulated output of the TPS54010). If a power-good signal is not available from the 2.5-V power supply, one can be generated using a comparator and hold the SS/ENA pin low until the 2.5-V bus power is good. An example of this is shown in Figure 10. This circuit can also be used to prevent the TPS54010 output from following the PVIN input while the PVIN power supply is ramping up.




Figure 10. Undervoltage Lockout Circuit For Pvin Using Open-Collector or Open-Drain Comparator

PVIN and VIN can be tied together for 3.3-V bus operation.

7.3.2 Maximum Output Voltage

The maximum attainable output voltage is limited by the minimum voltage at the PVIN pin. Nominal maximum duty cycle is limited to 90% in the TPS54010; so, maximum output voltage is:

$$V_{O(max)} = PVIN_{(min)} \times 0.9$$
(1)

Care must be taken while operating when nominal conditions cause duty cycles near 90%. Load transients can require momentary increases in duty cycle. If the required duty cycle exceeds 90%, the output may fall out of regulation.

7.3.3 Grounding and PowerPAD Layout

The TPS54010 has two internal grounds (analog and power). Inside the TPS54010, the analog ground ties to all of the noise-sensitive signals, whereas the power ground ties to the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54010, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. These two planes must tie together directly at the IC to reduce noise between the two grounds. The only components that must tie directly to the power ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54010.

7.3.4 Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions. First, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start-up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-ms falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND.

Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start-up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:



Feature Description (continued)

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ } \mu A} \tag{2}$$

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \text{ } \mu\text{A}}$$
(3)

The actual slow-start time is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

7.3.5 Undervoltage Lockout (UVLO)

The TPS54010 incorporates an undervoltage-lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-ms rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN. UVLO is with respect to VIN and not PVIN, see the *Application Information* section.

7.3.6 VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high-quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor must be placed close to the VBIAS pin and returned to AGND.

External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital-switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits. VBIAS is derived from the VIN pin; see the functional block diagram of this data sheet.

7.3.7 Voltage Reference

The voltage reference system produces a precise V_{ref} signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high-precision regulation of the TPS54010, because it cancels offset errors in the scale and error amplifier circuits.

7.3.8 Oscillator and PWM Ramp

The oscillator frequency is set to an internally fixed value of 350 kHz. The oscillator frequency can be externally adjusted from 280 to 700 kHz by connecting a resistor between the RT pin to ground. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

Switching Frequency =
$$\frac{100 \text{ k}\Omega}{\text{R}} \times 500 \text{ [kHz]}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose a resistor between the RT and AGND which sets the free running frequency to 80% of the synchronization signal. The following table summarizes the frequency selection configurations:



Feature Description (continued)

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	$R = 180 \text{ k}\Omega \text{ to } 68 \text{ k}\Omega$
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

7.3.9 Error Amplifier

The high-performance, wide bandwidth, voltage error amplifier sets the TPS54010 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular application needs. Type-2 or Type-3 compensation can be employed using external compensation components.

7.3.10 PWM Control

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current limit threshold, the PWM comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse width. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp. During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset, and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as VREF. If the error amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54010 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor and consequently the output current. This process is repeated each cycle in which the current limit comparator is tripped.

7.3.11 Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the voltage at the gate of the low-side FET is below 2 V. While the low-side driver does not turn on until the voltage at the gate of the high-side MOSFET is below 2 V.

The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, whereas the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal $2.5-\Omega$ bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

7.3.12 Overcurrent Protection

The cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and comparing this signal to a preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading-edge blanking circuit prevents current limit false tripping. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.



7.3.13 Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown automatically when the junction temperature decreases to 10°C below the thermal shutdown trip point, and starts up under control of the slow-start circuit.

Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the slow-start circuit, heating up due to the fault condition, and then shutting down on reaching the thermal shutdown trip point. This sequence repeats until the fault condition is removed.

7.3.14 Power-Good (PWRGD)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold or SS/ENA is low. When VIN, UVLO threshold, SS/ENA, enable threshold, and VSENSE > 90% of Vref, the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of Vref and a 35- μ s falling-edge deglitch circuit prevent tripping of the power-good comparator due to high-frequency noise

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The following design procedure can be used to select component values for the TPS54010. This section presents a simplified discussion of the design process.

8.2 Typical Application

Figure 11 shows the schematic for a typical TPS54010 application. The TPS54010 can provide up to 14-A output current at a nominal output voltage of 1.5 V. Nominal input voltages are 2.5 V for P_{VIN} and 3.3 V for V_{IN} . For proper thermal performance, the exposed PowerPAD underneath the device must be soldered down to the printed-circuit board.




Figure 11. Application Circuit, 2.5 V to 1.5 V

8.2.1 Design Requirements

To begin the design process, a few parameters must be decided:

- Input voltage range
- Output voltage
- Input ripple voltage
- Output ripple voltage
- Output current rating
- Operating frequency

For this design example, use the following as the input parameters:

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage (VIN)	3.3 V
Input voltage range (PVIN)	2.2 to 3.5 V
Output voltage	1.5 V
Input ripple voltage	300 mV
Output ripple voltage	50 mV
Output current rating	14 A
Operating frequency	700 kHz

Copyright © 2004-2019, Texas Instruments Incorporated

8.2.2 Detailed Design Procedure

8.2.2.1 Switching Frequency

The switching frequency can be set to either one of two internally programmed frequencies or set to a externally programmed frequency. With the RT pin open, setting the SYNC pin at or above 2.5 V selects 550-kHz operation, whereas grounding or leaving the SYNC pin open selects 350-kHz operation. For this design, the switching frequency is externally programmed using the RT pin. By connecting a resistor (R4) from RT to AGND, any frequency in the range of 250 to 700 kHz can be set. Use Equation 5 to determine the proper value of RT.

$$R4(k\Omega) = \frac{500 \text{ kHz}}{f\text{s(kHz)}} \times 100 \text{ k}\Omega$$
(5)

In this example circuit, R4 is calculated to be 71.5 k Ω and the switching frequency is set at 700 kHz.



8.2.2.2 Input Capacitors

The TPS54010 requires an input de-coupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the de-coupling capacitor, C9, is 10 μ F. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. Additionally, some bulk capacitance may be needed, especially if the TPS54010 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but it also should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable.

This input ripple voltage can be approximated by Equation 6:

$$\Delta V_{PVIN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + \left(I_{OUT(MAX)} \times ESR_{MAX}\right)$$
(6)

Where I_{OUT(MAX)} is the maximum load current.

The TPS54010 requires an input de-coupling capacitor and, depending on the application, a bulk input capacitor. $f_{\rm sw}$ is the switching frequency, $C_{\rm (BULK)}$ is the bulk capacitor value and ESR_{MAX} is the maximum series resistance of the bulk capacitor.

The maximum RMS ripple current also must be checked. For worst-case conditions, this can be approximated by Equation 7:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2} \tag{7}$$

In this case, the input ripple voltage would be 155 mV and the RMS ripple current would be 7 A. The maximum voltage across the input capacitors would be Vin max plus delta Vin/2. The chosen bulk capacitor, a Sanyo POSCAP 6TPD330M is rated for 6.3 V and 4.4 A of ripple current; two bypass capacitors, TDK C3225X5R1C106M are each rated for 16 V, and the ripple current capacity is greater than 3 A at the operating frequency of 700 kHz. Total ripple current handling is in excess of 10.4 A. It is important that the maximum ratings for voltage and current are not exceeded under any circumstance.

8.2.2.3 Output Filter Components

Two components need to be selected for the output filter, L1 and C2. Because the TPS54010 is an externally compensated device, a wide range of filter component types and values can be supported.

8.2.2.3.1 Inductor Selection

To calculate the minimum value of the output inductor, use Equation 8

$$L_{MIN} = \frac{V_{OUT} \times \left(V_{in(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times F_{sw}}$$
(8)

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low ESR output capacitors such as ceramics, use $K_{IND} = 0.3$. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results.

For this design example, use $K_{IND} = 0.2$ to keep the inductor ripple current small. The minimum inductor value is calculated to be 0.44 μ H.

For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS inductor current can be found from Equation 9:

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left[V_{OUT} \times \frac{\left(V_{in(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8} \right]^2}$$
(9)

and the peak inductor current can be found from Equation 10



$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times \left(V_{in(MAX)} - V_{OUT}\right)}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{sw}}$$
(10)

For this design, the RMS inductor current is 15.4 A, and the peak inductor current is 15.1 A. For this design, a Vishay IHLP2525CZ-01 style output inductor is specified. The largest value greater than 0.44 μ H that meets these current requirements is 0.68 μ H. Increasing the inductor value decreases the ripple current and the corresponding output ripple voltage. The inductor value can be decreased if more margin in the RMS current is required. In general, inductor values for use with the TPS54010 falls in the range of 0.47 to 2.2 μ H.

8.2.2.3.2 Capacitor Requirements

The important design factors for the output capacitor are dc voltage rating, ripple current rating, and equivalent series resistance (ESR). The dc voltage and ripple current ratings cannot be exceeded. The ESR is important because along with the inductor current it determines the amount of output ripple voltage. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 500 kHz frequency of this design, internal circuit limitations of the TPS54010 limit the practical maximum crossover frequency to about 70 kHz. To allow for adequate phase gain in the compensation network, the LC corner frequency should be about one decade or so below the closed-loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$C_{OUT(MIN)} = \frac{1}{L_{OUT}} \times \left(\frac{K}{2\pi f_{CO}}\right)^{2}$$
(11)

Where K is the frequency multiplier for the spread between f_{LC} and f_{CO} . K should be between 5 and 15, typically 10 for one decade difference. For a desired crossover of 100-kHz and a 0.68- μ H inductor, the minimum value for the output capacitor is 93 μ F using a minimum K factor of 5. Increasing the K factor would require using a larger capacitance as 100 kHz is approaching the maximum practical closed-loop crossover frequency for this device. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any de-rating amount must also be included. The maximum RMS ripple current in the output capacitors is given by Equation 12:

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left[\frac{V_{OUT} \times \left(V_{PVIN(MAX)} - V_{OUT} \right)}{V_{PVIN(MAX)} \times L_{OUT} \times F_{sw}} \right]$$
(12)

The calculated RMS ripple current is 780 mA in the output capacitors.

The maximum ESR of the output capacitor is determined by the amount of allowable output ripple as specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter; therefore, the maximum specified ESR as listed in the capacitor data sheet is given by Equation 13:

$$ESR_{MAX} = N_{C} \times \left[\frac{V_{IN(MAX)} \times L_{OUT} \times F_{sw} \times 0.8}{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)} \right] \times \Delta V_{P-P(MAX)}$$
(13)

and the maximum ESR required is 22.2 m Ω . A capacitor that meets these requirements is a Cornell Dubilier Special Polymer (SP) ESRD101M06 rated at 6.3 V with a maximum ESR of 0.015 Ω and a ripple current rating of 2 A. An additional small 0.1- μ F ceramic bypass capacitor C13 is a also used.

Other capacitor types work well with the TPS54010, depending on the needs of the application.



8.2.2.3.3 Compensation Components

The external compensation used with the TPS54010 allows for a wide range of output filter configurations. A large range of capacitor values and types of dielectric are supported. The design example uses Type-3 compensation consisting of R1, R3, R5, C6, C7, and C8. Additionally, R2 along with R1 forms a voltage divider network that sets the output voltage. These component reference designators are the same as those used in the SWIFT Designer Software. There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use the SWIFT Designer Software for designs with unusually high closed-loop crossover frequencies, low value, low ESR output capacitors such as ceramics or if you are unsure about the design procedure.

When designing compensation networks for the TPS54010, a number of factors must be considered. The gain of the compensated error amplifier should not be limited by the open-loop amplifier gain characteristics and should not produce excessive gain at the switching frequency. Also, the closed-loop crossover frequency should be set less than one-fifth of the switching frequency, and the phase margin at crossover must be greater than 45 degrees. The general procedure outlined here produces results consistent with these requirements without going into great detail about the theory of loop compensation.

First, calculate the output filter LC corner frequency using Equation 14:

$$f_{LC} = \frac{1}{2\pi \sqrt{L_{OUT} C_{OUT}}}$$
(14)

For the design example, $f_{LC} = 19.3 \text{ kHz}$.

Choose the closed-loop crossover frequency to be greater than f_{LC} and less than one-fifth of the switching frequency. Also, the crossover frequency should not exceed 150 kHz, as the error amplifier may not provide the desired gain. For this design, a crossover frequency of 100 kHz was chosen. This value is chosen for comparatively wide loop bandwidth while still allowing for adequate phase boost to insure stability.

Next, calculate the R2 resistor value for the output voltage of 1.5 V using Equation 15:

$$R2 = \frac{R1 \times 0.891}{V_{OUT} - 0.891} \tag{15}$$

For any TPS54010 design, start with an R1 value of 10 k Ω . R2 is 14.7 k Ω .

Now, the values for the compensation components that set the poles and zeros of the compensation network can be calculated. Assuming that R1 >> than R5 and C6 >> C7, the pole and zero locations are given by Equation 16 through Equation 22:

$$f_{Z1} = \frac{1}{2\pi R3C6} \tag{16}$$

$$f_{Z2} = \frac{1}{2\pi R1C8} \tag{17}$$

$$f_{P1} = \frac{1}{2\pi R5C8}$$
 (18)

$$f_{P2} = \frac{1}{2\pi R3C7} \tag{19}$$

Additionally, there is a pole at the origin, which has unity gain at a frequency:

$$f_{\text{INT}} = \frac{1}{2\pi R1C6} \tag{20}$$

This pole is used to set the overall gain of the compensated error amplifier and determines the closed-loop crossover frequency. Because R1 is given as 1 $k\Omega$ and the crossover frequency is selected as 100 kHz, the desired f_{INT} can be calculated from Equation 21:

$$f_{\mathsf{INT}} = \frac{f_{\mathsf{CO}}}{\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} \times 2} \tag{21}$$

And the value for C6 is given by Equation 22:

Submit Documentation Feedback



$$C6 = \frac{1}{2\pi R1} f_{\text{INT}}$$
 (22)

The first zero, f_{Z1} is located at one-half the output filter LC corner frequency; so, R3 can be calculated from:

$$R3 = \frac{1}{\pi C6 f_{LC}}$$
 (23)

The second zero, f_{z2} is located at the output filter LC corner frequency; so, C8 can be calculated from:

$$C8 = \frac{1}{2\pi R1} f_{LC}$$
 (24)

The first pole, f_{P1} is located to coincide with output filter ESR zero frequency. This frequency is given by:

$$f_{\mathsf{ESR0}} = \frac{1}{2\pi \mathsf{R}_{\mathsf{ESR}} \, \mathsf{C}_{\mathsf{OUT}}} \tag{25}$$

where R_{ESR} is the equivalent series resistance of the output capacitor.

In this case, the ESR zero frequency is 88.4 kHz, and R5 can be calculated from:

$$R5 = \frac{1}{2\pi C8 f} ESR$$
 (26)

The final pole is placed at a frequency above the closed-loop crossover frequency high enough to not cause the phase to decrease too much at the crossover frequency while still providing enough attenuation so that there is little or no gain at the switching frequency. The f_{P2} pole location for this circuit is set to 3.5 times the closed-loop crossover frequency and the last compensation component value C7 can be derived:

$$C7 = \frac{1}{7\pi R3} f_{CO}$$
 (27)

Note that capacitors are only available in a limited range of standard values, so the nearest standard value has been chosen for each capacitor. The measured closed-loop response for this design is shown in Figure 5.

8.2.2.4 Bias and Bootstrap Capacitors

Every TPS54010 design requires a bootstrap capacitor, C3, and a bias capacitor, C4. The bootstrap capacitor must be a 0.1 μ F. The bootstrap capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS pin and AGND. The value should be 1.0 μ F. Both capacitors should be high-quality ceramic types with X7R or X5R grade dielectric for temperature stability. They should be placed as close to the device connection pins as possible.

8.2.2.5 Power Good

The TPS54010 is provided with a power-good output pin PWRGD. This output is an open-drain output and is intended to be pulled up to a 3.3-V or 5-V logic supply. A $10-k\Omega$ pullup works well in this application.


8.2.2.6 Snubber Circuit

R10 and C11 of the application schematic comprise a snubber circuit. The snubber is included to reduce overshoot and ringing on the phase node when the internal high-side FET turns on. Because the frequency and amplitude of the ringing depends to a large degree on parasitic effects, it is best to choose these component values based on actual measurements of any design layout. See literature number SLUP100 for more detailed information on snubber design.

Product Folder Links: TPS54010

Copyright © 2004-2019, Texas Instruments Incorporated





The following part numbers are used for test purposes:

C1 = T520D337M0O4ASE015 (Kemet)

C2 = TDK C3225X5R0J107M ceramic 6.3 V X5R

L1 = IHLP2525CZ-01 0.68 μ H (Vishay Dale)

Figure 12. 1.5-V Power Supply With Ceramic Output Capacitors

Figure 12 shows an application where all ceramic capacitors, including the main output filter capacitor, are used. The compensation network components were calculated using SWIFT Designer Software. See Figure 21 through Figure 29 for loop response, performance graphs, and switching waveforms for this circuit.






Figure 13. 1.5-V Power Supply With Remote Sense

With an output current of 14 A, if the load is located far from the dc/dc converter circuit, it may be beneficial to include a remote sense capability. Figure 13 is an example of a power supply incorporating active differential remote sensing. As the TPS54010 only has a positive VSENSE input, this circuit compensates for voltage drops in both the output voltage rail and the return (GND). The difference amplifier of U2 forces the output of the TPS54010 to generate an output voltage that maintains a constant 1.5-V difference between +1.5V_REMOTE_SENSE and -1.5V_REMOTE_SENSE.

Submit Documentation Feedback

Copyright © 2004–2019, Texas Instruments Incorporated







Figure 14. 2.5 V To 1.5 V Power Supply With Charge Pump

If a suitable 3-V to 4-V source is not available for the VIN supply, a charge pump may be used to boost the PVIN voltage. In this circuit, the charge pump is used to boost a 2.5-V source to a nominal 3.6 V.



8.2.3 Application Curves: Circuit in Figure 11


The performance data for Figure 15 through Figure 23 are for the circuit in Figure 11. Conditions are $P_{VIN} = 2.5 \text{ V}$, $V_{IN} = 3.3 \text{ V}$, $V_{O} = 1.5 \text{ V}$, $f_{S} = 700 \text{ kHz}$, and $I_{O} = 7 \text{ A}$, $T_{A} = 25 ^{\circ}\text{C}$, unless otherwise specified.



0.5 0.4 8° 0.3 0.2 0.1 0.1 0.2 0.1 0.2 0.3 0.4 0.0.3 0.4 0.5 0 2 4 6 8 10 12 14 16

Figure 15. Measured Loop Response vs Frequency

Figure 16. Load Regulation vs Output Current







Figure 17. Line Regulation vs Input Voltage

Figure 18. Efficiency vs Output Current






Figure 19. Input Ripple Voltage

Figure 20. Output Voltage Ripple

Submit Documentation Feedback



The performance data for Figure 15 through Figure 23 are for the circuit in Figure 11. Conditions are $P_{VIN} = 2.5 \text{ V}$, $V_{IN} = 3.3 \text{ V}$, $V_O = 1.5 \text{ V}$, $f_S = 700 \text{ kHz}$, and $I_O = 7 \text{ A}$, $T_A = 25^{\circ}\text{C}$, unless otherwise specified.




Figure 21. Load Transient Response




Figure 22. Start-Up Waveform Output Voltage Relative To Enable




Figure 23. Start-Up Waveform Output Voltage Relative To VIN


Copyright © 2004–2019, Texas Instruments Incorporated Product Folder Links: *TPS54010*



The performance data for Figure 15 through Figure 23 are for the circuit in Figure 11. Conditions are $P_{VIN} = 2.5 \text{ V}$, $V_{IN} = 3.3 \text{ V}$, $V_O = 1.5 \text{ V}$, $V_S = 700 \text{ kHz}$, and $I_O = 7 \text{ A}$, $V_A = 25 \text{ C}$, unless otherwise specified.

8.2.4 Application Curves: Circuit in Figure 12

The performance data for Figure 24 through Figure 33 are for the circuit in Figure 12. Conditions are P_{VIN} = 2.5 V, V_{IN} = 3.3 V, V_{O} = 1.5 V, f_{S} = 700 kHz, and I_{O} = 7 A, T_{A} = 25°C, unless otherwise specified.



Note: Figure 25 applies to the application circuit (Figure 13) installed on a 3 inch x 3 inch x 0.062 inch four-layer PCB.

Figure 24. Free-Air Temperature vs Maximum Output
Current




Figure 25. Measured Loop Response vs Frequency




Figure 26. Load Regulation vs Output Current




Figure 27. Line Regulation vs Pvin




Figure 28. Efficiency vs Output Current




Figure 29. Input Ripple Voltage

Submit Documentation Feedback

Copyright © 2004–2019, Texas Instruments Incorporated



The performance data for Figure 24 through Figure 33 are for the circuit in Figure 12. Conditions are P_{VIN} = 2.5 V, V_{IN} = 3.3 V, V_{O} = 1.5 V, f_{S} = 700 kHz, and I_{O} = 7 A, T_{A} = 25°C, unless otherwise specified.




Figure 30. Output Voltage Ripple




Figure 31. Load Transient Response




Figure 32. Start-Up Waveform Output Voltage Relative to Enable




Figure 33. Start-Up Waveform Output Voltage Relative to Enable



9 Layout

9.1 PCB Layout

The PVIN pins are connected together on the printed- circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Take care to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the TPS54010 ground pins. The minimum recommended bypass capacitance is a 10-uF ceramic capacitor with a X5R or X7R dielectric. The optimum placement is as close as possible to the PVIN pins, the AGND, and PGND pins. See Figure 35 for an example of a board layout. If the VIN is connected to a separate source supply, it is bypassed with its own capacitor. There is an area of ground on the top layer of the PCB, directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors. The AGND and PGND pins are tied to the PCB ground by connecting them to the ground area under the device as shown in Figure 35. Use a separate wide trace for the analog ground signal path. This analog ground is used for the voltage set point divider, timing resistor RT, slow-start capacitor, and bias capacitor grounds. The PH pins are tied together and routed to the output inductor. Because the PH connection is the switching node, an inductor is located close to the PH pins, and the area of the PCB conductor is minimized to prevent excessive capacitive coupling. Connect the boot capacitor between the phase node and the BOOT pin as shown in Figure 35. Keep the boot capacitor close to the IC, and minimize the conductor trace lengths. Connect the output filter capacitor(s) between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, Lout, Cout, and PGND as small as is practical. Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pinout, they must be routed close, but maintain as much separation as possible while keeping the layout compact. Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace.

For operation at full rated load current, the analog ground plane must provide an adequate heat-dissipating area. A 3-inch by 3-inch plane of 1-ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD must be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available must be used when 6-A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer must be made using 0.013-inch diameter vias to avoid solder wicking through the vias.

Eight vias must be in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias beyond the twelve recommended that enhance thermal performance must be included in areas not under the device package.






Figure 34. Recommended Land Pattern for 28-Pin PWP PowerPAD

TEXAS INSTRUMENTS

9.2 Layout Example




Figure 35. TPS54010 Layout

O VIII to dittotile i Erit

Submit Documentation Feedback



10 Device and Documentation Support

10.1 Device Support

10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





8-Jun-2019

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54010PWP	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54010	Samples
TPS54010PWPG4	ACTIVE	HTSSOP	PWP	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54010	Samples
TPS54010PWPR	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54010	Samples
TPS54010PWPRG4	ACTIVE	HTSSOP	PWP	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54010	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

8-Jun-2019

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS54010:

● Enhanced Product: TPS54010-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54010PWPR	HTSSOP	PWP	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 8-Jun-2019




*All dimensions are nominal

Device Package T		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS54010PWPR	HTSSOP	PWP	28	2000	350.0	350.0	43.0	

4.4 x 9.7, 0.65 mm pitch

SMALL OUTLINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224765/A



PWP (R-PDSO-G28)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




PWP (R-PDSO-G28) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206332-40/AO 01/16

NOTE: A. All linear dimensions are in millimeters

🛕 Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated